

Using High Performance Computing to Realize a System-Level RBDO for Military Ground Vehicles



- **David A. Lamb, Ph.D.**
- Computational Reliability and Safety Research team



Report Documentation Page			Form Approved OMB No. 0704-0188		
Public reporting burden for the collection of information is estimated to average 1 hour per response, including the time for reviewing instructions, searching existing data sources, gathering and maintaining the data needed, and completing and reviewing the collection of information. Send comments regarding this burden estimate or any other aspect of this collection of information, including suggestions for reducing this burden, to Washington Headquarters Services, Directorate for Information Operations and Reports, 1215 Jefferson Davis Highway, Suite 1204, Arlington VA 22202-4302. Respondents should be aware that notwithstanding any other provision of law, no person shall be subject to a penalty for failing to comply with a collection of information if it does not display a currently valid OMB control number.					
1. REPORT DATE 14 JUL 2008		2. REPORT TYPE N/A		3. DATES COVERED -	
4. TITLE AND SUBTITLE Using High Performance Computing to Realize a System-Level RDDO for Military Ground Vehicles				5a. CONTRACT NUMBER	
				5b. GRANT NUMBER	
				5c. PROGRAM ELEMENT NUMBER	
6. AUTHOR(S) David A. Lamb, Ph.D				5d. PROJECT NUMBER	
				5e. TASK NUMBER	
				5f. WORK UNIT NUMBER	
7. PERFORMING ORGANIZATION NAME(S) AND ADDRESS(ES) US Army RDECOM-TARDEC 6501 E 11 Mile Rd Warren, MI 48397-5000				8. PERFORMING ORGANIZATION REPORT NUMBER 18951	
9. SPONSORING/MONITORING AGENCY NAME(S) AND ADDRESS(ES)				10. SPONSOR/MONITOR'S ACRONYM(S) TACOM/TARDEC	
				11. SPONSOR/MONITOR'S REPORT NUMBER(S) 18951	
12. DISTRIBUTION/AVAILABILITY STATEMENT Approved for public release, distribution unlimited					
13. SUPPLEMENTARY NOTES Presented at theDepartment of Defense (DoD) High Performance Computing (HPC) Users Group Conference" which was held July 14-17, 2008, in Seattle, Washington, The original document contains color images.					
14. ABSTRACT					
15. SUBJECT TERMS					
16. SECURITY CLASSIFICATION OF:			17. LIMITATION OF ABSTRACT SAR	18. NUMBER OF PAGES 20	19a. NAME OF RESPONSIBLE PERSON
a. REPORT unclassified	b. ABSTRACT unclassified	c. THIS PAGE unclassified			

The Team



GP Technologies, Inc.

TARDEC:

- David A. Lamb, Ph.D.
- Dr. David Gorsich

University of Iowa:

- Prof. K.K. Choi
- Dr. Ed Hardee

University of Maryland:


- Prof. B.D. Youn

Ghiocel Predictive Technologies:


- Dr. Dan Ghiocel

AND OTHERS


High Level View of TARDEC Reliability Modeling Efforts




The Reliability Algorithm




RBDO Flowchart




Optimization Loop



Parallel Computing for RBDO using HPC




Computational Process in DRAW and DSO




GANTT Chart for 3 Licenses

Reliability iteration




Another GANTT Chart

Reliability iteration




The Lower A-Arm



A-Arm stress plot (initial)

Jul-06 13:16:45
Fringe:Preliminary Life Contour, Loglifedat, Temperature, Nodal, (NON-LAYERED)



Reliability-Based Design Optimization Results

- The cost (volume) increased from 111.4 in³ to 136.9 in³.
- Fatigue life increased from 5.31×10^4 to 1.0×10^6 .
- The optimization converged in 4 design iterations.
- This required 100 function evaluations, and took 1397 minutes (23.3 hours) when run in serial mode (benchmark).
- With the 16 licenses of FE solver software and using parallel execution on 16 processors, took about 206 minutes (3 hours 26 minutes).
- This was a speed-up by a factor of 6.78 over serial processing.
- Some inefficiencies still existed in the code.

Scalability Results

	Run #	No of const r.	No of licens es	No of proc.	Ave. runtime (per constraint)	Ave. idle time (per processor)	Time (PR)
Training runs	1	15	1	1	93.1	0.0	1397
	2		2	8	136.4	35.3 (282)	291
	3		4	8	125.1	23.6 (189)	259
	4		8	8	121.1	16.5 (132)	244
	5		2	15	179.1	57.6 (864)	237
	6		4	15	187.7	28.5 (428)	217
	7		8	15	191.8	13.6 (204)	206
	8		16	15	184.9	17.3 (259)	203
	9	30	1	1	94.1	0.0	2822
	10		2	8	126.5	53.8 (430)	529
	11		4	8	123.9	37.3 (298)	502
	12		8	8	122.4	32.3 (258)	492
	13		2	15	176.7	65.3 (979)	419
	14		4	15	170.9	33.2 (498)	376

	Run #	No of const r.	No of licen ses	No of proc.	Ave. runtime (per constraint)	Ave. idle time (per processor)	Time (PR)
	15		8	15	168.6	15.9 (239)	354
	16		16	15	165.7	14.0 (210)	346
	17	30	2	30	324.2	122.8 (3684)	448
	18		4	30	330.1	63.6 (1909)	395
	19		8	30	339.9	41.2 (1236)	382
	20		16	30	340.8	30.0 (901)	372
	21	15	7	10	125.7	53.2 (532)	242
Test runs	22	30	15	20	190.9	64.5 (1289)	352

Legend for Defining Runtimes


- For:
- PR = parallel runtime in real time
- CR = total computational runtime, summed up over the processors
- I = total idle time, summed up over the processors
- np = number of processors
- nc = number of constraints
- we have:
- $PR = (CR + I) / np$
- or:
- $PR = (CR / nc) * (nc / np) + I / np$
- That is,
- parallel runtime in real time = (ave. computational runtime)*(ratio of constraints to processors) + ave. processor idle time

Trends observed in pilot runs

- The following trends appear significant from the data:
- Increasing the number of licenses decreases the average idle time per processor.
- Increasing the number of processors increases the average computational runtime per constraint.
- Increasing the number of licenses decreases the average runtime per constraint (when $n_p < n_c$) and increases the average runtime per constraint (when $n_p = n_c$.)
- Increasing the number of processors decreases the average idle time per processor if the number of licenses is 8 and increases the average idle time per processor if the number of licenses is 2, with no consistent trend when the number of licenses is 4.


Scalability Surface

Parallel Run-Times for 15 Constraint Model
Interpolated Surface



Scalability Surface

Parallel Run-Times for 30 Constraint Model
Interpolated Surface



Many Challenges

- Configuring number of licenses, processors, constraints
 - More processors than licenses?
 - One processor per constraint?
 - How does this scale?
- Memory and I/O problems
 - We had unexplained Scratch/Swap memory overutilization
 - I/O has been a constant issue
 - “Supercomputer – (definition) a device for transforming a compute bound problem into an I/O bound problem”
- Cost of licenses
 - We must get better ‘package’ pricing for massively parallel runs from COTS software suppliers
 - Or, we must instead use “home-grown” code

Conclusions

- Follow-on project to start in August/September time frame
- More processors (over 100), More FEA licenses (32)
- Multi-component